ABSTRACT -Progress with silicon and silicon germanium (SiGe) based BiCMOS technologies over the past few years has been very impressive. This enables the implementation of traditional microwave and emerging mm-wave applications in silicon. The paper gives an overview of several high-performance ICs that have been implemented in a state-of-the-art BiCMOS technology (QUBiC4). Examples of high-performance ICs are described ranging from basic building blocks for mobile applications to highly integrated receiver and transmitter ICs for applications up to the mm-wave range.
I. INTRODUCTION
During the last years we have seen a breakthrough in SiGe BiCMOS IC technologies. State-of-the-art BiCMOS [1] , [2] have transit frequencies well above 200 GHz. This is also illustrated in Fig. 1 , where the ITRS roadmap on BiCMOS and CMOS technologies is shown in terms of the transit frequency f T of the IC technologies over the years. Fig. 1 also shows typical applications that can be addressed with the technology, assuming that the f T needs to be in the range between 2x and 10x the application frequency. Until recently this kind of performance could only be achieved with GaAs-based processes. Therefore, it is now possible to implement traditional microwave and mm-wave applications in silicon. The benefits of implementation in BiCMOS silicon are, next to the much lower cost, the possibility to integrate more functions, because these silicon processes have a very broad range of components available, ranging from digital blocks in CMOS to varactors, excellent passives and many different types of resistors. An example of such a technology is the NXP QUBiC4Xi technology [2] . This SiGe:C-based technology uses a faster NPN heterojunction bipolar (HBT) in order to obtain an f It also offers an excellent substrate isolation that is achieved by using a high-resistivity substrate (200 ȍcm) and optimized layout techniques.
BiCMOS technologies provide the best performance/cost mixture for discretes, building blocks and more integrated solutions for low, medium and high volume applications that require a highperformance. This paper will give an overview of the typical circuits that have been implemented in a state-of-theart (SiGe) BiCMOS technology (QUBiC4) for various applications ranging from DC to mm-waves . 
II. BUILDING BLOCKS: LNAS
As a typical example of high-performance building blocks in BiCMOS technology, we will give an example of a Low-Noise-Amplifier (LNA). The LNA is one of the most important circuit blocks in the receiver design, it has to amplify very weak signals coming from the antenna without adding too much noise. The input and the output impedances should be matched to the source and the load impedances, respectively. Considering the bandwidth, LNA applications can be divided into two categories:
1. Broad band LNAs for CATV, set-top box, 2. Narrow-band LNAs for GPS, satellite down converters (LNB).
Broadband LNAs require resistive feedback to achieve impedance match while narrow-band LNAs make use of impedance transforming filters and resonators. The matching method has impact on the Noise Figure (NF). In several applications (e.g. basestations) a NF close to or smaller than 1 dB is needed in combination with a high-linearity. In such applications, traditionally GaAs PHEMT-based LNAs are used. A SiGe BiCMOS technology becomes an attractive alternative option since the same noise and linearity levels can be achieved at a much lower cost level. As an example, the external GPS LNA is discussed here in more detail.
The trend in wireless communication is to integrate all standards in one cellular phone. The next generation cellular phones will be equipped with GSM, WLAN, Bluetooth and GPS. The difficulty for the receiver design can be appreciated by noticing that the GSM transmit power can be as high as +36 dBm while the required sensitivity for the GPS receiver is around -130 dBm. The GPS receiver can be blocked by the strong GSM jamming signal. In most implementations, a SAW filter in front of the external LNA is applied in order to reduce the strong jamming signal. Assuming 15 dB isolation between the GSM and GPS module and a stop band attenuation of 40 dB for the SAW filter, a GSM signal of -19 dBm will still be present at the input of the GPS LNA. The GPS LNA must have a very high linearity to operate correctly in the presence of such a strong jamming signal, while still remaining low power consumption. By using an adaptive biasing concept it is possible to meet these requirements. The LNA draws a current of 4 mA in case of no jamming signals. The current is gradually increased to 12 mA in presence of strong jamming signals, which is realized with an adaptive biasing circuit. The bias circuit consists of a peak detector, a comparator and bias control block. The schematic of the LNA is shown in Fig. 2 . The LNA achieves a 16 dB power gain (Fig. 3) , a noise figure of 1dB at a supply voltage of 1.8V (Fig. 4) and +8 dBm input-referred out-of-band IP3 (Fig. 5) , [3] . 
III. HIGHLY INTEGRATED TRANSMITTERS AND RECEIVERS ICS
Recent challenges in several application domains deal with low power, wide frequency bandwidth, multi-bands and multi-modes of operation and/or a combination of these. This adds specification requirement like wide tuning range VCOs, interferer immunity, low power consumption, high linearity. The technology plays an important role in achieving the performance of a RF SoC. For instance deep trench isolation, high-resistivity substrate in the range of 200 :cm and high quality back-end elements like high Q MIM, low-K dielectric and thick metal at 10 Pm away from the silicon substrate are essential. Combination of these features allows very compact design of RF complex transceivers. Fig. 6 shows a GSM/EDGE transceiver integrated in 4 mm 2 in QUBiC4 technology and Fig. 7 its block diagram. Some applications, in particular in automotive areas, combine both multi-modes, low power consumption and a wide supply voltage range. The latter put severe design challenges in particular in the supply voltage management and ESD constraints. Fig. 8 shows an ISM multi-mode transceiver operating from 3.6V supply down to 2.1V. It has an integrated 12dBm power amplifier. Dual gate oxide is used to manage the 3.6V supply. The transceiver covers the range of 315MHz to 915MHz and integrates part of the digital base band processing (RSSI, filtering, demodulation). The chip presented in Fig. 9 has a die area of 4 mm 2 . The receiver architecture is based on a low-IF concept. The transmit chain includes a fractional-n synthesizer and a class-E power amplifier. ASK, FSK, GFSK modulations are supported. The receiver noise figure is less than 5 dB over the full supply voltage range. The total current consumption in the receive mode with the PLL, VCO and the digital processing is less than 17mA. Evolution towards SoC integration with the microcontroller will lead to a natural next step towards advanced CMOS technology.
Other applications make use of the technology features and performance to design highly integrated RF front-ends. In wide band TV receivers for DVB-H/T optimization of the linearity, low noise, impedance matching, wide tuning range is key [5] . Fig. 10 shows the block diagram of such a receiver. The circuit integrates the wide band LNA, tracking filtering capabilities and the IF chain. Synthesizers with integrated LC VCOs with wide tuning range are also fully integrated. Fig. 11 shows the circuit. The wide band DVBT/H receiver shows -81dBm sensitivity from 50MHz to 860MHz, with an overall receiver noise of less than 3.9dB, an IIP3 of -5dBm and a high IIP2 of +25dBm. Next generation pushes the integration to include more digital processing and prepare for more wide-band concepts and prepare for SDR. For that purpose, the CMOS065/45nm technology node will be used.
IV. SATELLITE MICROWAVE RECEIVERS
The main RF frequency bands currently deployed for Direct To Home (DTH) and Very Small Aperture Terminal (VSAT) reception are: Ku (10.7~12.75 GHz) and Ka (18.3~20.2 GHz). Since power on board of satellites is limited and the satellites are separated in a narrow spatial position, a receiver requires both a high antenna gain (e.g. 36 dBi [6]), typically realized via an offset dish reflector, as well as a low noise figure using a high-performance LNA. The noise figure of the complete Low Noise Block (LNB) must be well below 1.5 dB [6]. The actual signal demodulation and channel selection is realized in the In-Door Unit (IDU) or Set Top Box (STB) for the DTH case. The used RF frequencies have a high attenuation on cost-effective cables. Therefore, all systems require a frequency conversion between the LNB and the STB. An IF frequency of 950~2150 MHz is typically used. Control for polarity switching, LO selection, DC supply are shared via the coax cable, and are controlled by the IDU. For the transmit application (VSAT) an identical setup is used. Since multiple terminals transmit to a common satellite, a provision is required to enable precise frequency and time multiplexing. This is available in the downlink signal. The IDU converts this to a 10 MHz signal and multiplexes this with the uplink IF signal. The LO signal in the Block Up Converter (BUC) needs to be frequency locked to this reference [7] .
In the following part of this section we will present several examples of sub-systems that have been integrated into BiCMOS technology both in the Ku as well as Ka-band.
A. Ku band
An extensive overview on blocks for the Universal Single LNB is given in the references [8] , [9] . Traditionally, LNBs are build up using a discrete solution. This discrete realization is very simple and has a low component cost. The oscillator is based on a high-Q Dielectric Resonator Oscillator (DRO) with one bipolar transistor. The mixer is realized with a double diode or a transistor, IF gain stages are available in various gain settings [10] . The disadvantage of this solution is that despite the low component cost, the manufacturing is labor intensive: every LNB requires adjustment of the DRO frequency. Due to the availability of low-cost Silicon, packaging and Automated Test Equipment (ATE) capability, it is possible to offer a synthesized solution, removing the need for alignment in production. This has evolved into an integrated downconverter in BiCMOS [11] . It includes an integrated mixer, IF amplifier, synthesized LO generator and crystal oscillator. The LO frequency can be switched via a single pin, and requires a 50 MHz overtone crystal. The realised performance of the downconverter is summarized in table 1. Fig. 14 and Fig. 15 . 
B. Ka band
Target for this work on LNB integration is the first commercial available service as used in the US by DirecTV [8] . We have developed the key blocks for an integrated downconverter at Ka band: VCO [12] , LNA-mixer and divider. A photograph of the IC is shown in Fig.12 . The measured gain and noise figure are given in Fig. 13 and Fig. 16 , respectively. The excellent agreement between measurement and simulation is obtained by using an accurate model for the package based on rigorous EM-simulations.
The BUC system at Ka band is similar to the Ku band, but with target output frequency of 29.5~30 GHz. The LO frequency is equal to 28.55 GHz. Based on the Ku-band version we improved the in-band phase noise and increased the VCO frequency. The in-band phase noise is maximum -104 dBc/Hz @ N=64. 
V. EMERGING MICROWAVE/MM-WAVE APPLICATIONS
Short-range radar is a technology that potentially can help to enhance road safety. In the USA as well as in Europe, frequency bands around 24 GHz and 77 GHz have been opened up for automotive radar applications. An Ultra-Wideband (UWB) transmit path in a production 0.25 Pm SiGe BiCMOS IC technology has been demonstrated in [13] . The schematic and a chip photograph are shown in Fig.  17 . The UWB signal is generated by means of bi-phase modulation of a 24 GHz carrier with a pseudo-noise data signal. When no digital modulation signal is applied, the IC can be used for FM-CW modulation. The transmit path supports pseudo-noise bi-phase modulation up to 2 Gb/s data rates and generates an un-modulated output power between 2 and 5 dBm differentially for frequencies between 15-27 GHz. The 0.80x0.66 mm 2 IC dissipates 168 mW from a 3.3V supply.
A receiver IC for 24 GHz short-range radar based on pseudo-noise code modulation has also been demonstrated [14] . The block diagram of the receiver is shown in Fig. 18 . An on-chip 48 GHz LC-VCO plus frequency divider generate the I/Q clock signals for zero-IF down-conversion. The VCO architecture, based on double-emitter followers with resistive load, combines the negative resistance function with 50 : output driving capability. The VCO topology is similar to an earlier demonstrated 35.2-37.6 GHz LC-VCO [15] , which chip photograph is depicted in Fig.  19 . Fig. 18 . Block diagram of the 24 GHz receiver for shortrange radar [14] . in single-ended to differential conversion [16] . The 1.50x1.70 mm 2 receiver IC achieves a measured DSB noise figure below 7 dB across a 2.5 GHz DSB IF bandwidth, with a conversion gain of 39 dB. A chip photograph is depicted in Fig. 20 . When moving to mm-wave frequencies, integrating the antenna-on-chip becomes feasible from a cost point-of-view. In this way lossy off-chip interconnect and matching circuits are not needed. In addition, we can still use standard wirebonding techniques, since we do not have RF-interconnects anymore.
We have investigated several antenna structures integrated into a BiCMOS technology build on a high-resistivity substrate (200 ȍcm). As an example we show here a design of an on-chip antenna that is intended to be directly matched to a differential low noise amplifier that is placed on the same chip. The antenna impedance is chosen in such a way that we can use an inductor-less LNA. For noise-matching purposes we have chosen Zant = (30 + j30) : as antenna impedance at 60 GHz. In the chip design a special metal plate is implemented in the lowest metal layer to suppress the existence of lossy substrate modes. This technique as introduced in [18] works very well at 60 GHz as long as the substrate thickness is less than 360 Pm. The LNA and other active devices are intended to be placed on top of it. A photograph of the realised IC is shown in Fig. 22 . Where active devices need to be connected to the silicon substrate, cut-outs can be made. These cutouts are not expected to degrade the substrate TEmode suppression. The interconnection of the dipole and the LNA is carried out by a shielded transmission line, similar to those investigated in [19] , of characteristic impedance Z0 = 60 :. Its length of 630 Pm corresponds to a quarter of a wavelength in the metal stack dielectric at 60 GHz. By this means it is possible to choose the dipole shorter than half a wavelength as its capacitive input impedance is transformed into an inductive one. The measured and simulated reflection coefficient of the antenna is depicted in Fig. 23 . The measured antenna gain is around 0 dBi at 60 GHz, which is comparable with an off-chip antenna. 
VI. CONCLUSION AND OUTLOOK
State-of-the-art BiCMOS technologies offer costeffective high-performance building blocks and more integrated IC solutions for a variety of wireless applications up to the mm-wave frequency range.
In the upcoming years we expect to see a replacement of expensive GaAs-based components for high-performance applications by cost-effective IC-solutions in BiCMOS. With IC solutions in BiCMOS technology we benefit from the embedded digital intelligence for employing auto-calibration, built-in-self test, adaptive matching, automatic backoff and many other features that cannot be offered by GaAs or other discrete solutions. This trend will be facilitated by further performance and cost improvement of the BiCMOS technology in the next decade.
